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• Doping via MLD is quantified by sheet resistance (RS, Ω/□)
• Measurements taken using 4-point probe
• p-Si pieces (~1 cm x 2 cm) doped to determine bulk RS values
• Single MLD: sample immersed, capped, annealed, etched
• Double MLD: after a single MLD, MLD process is repeated
• S/D areas on patterned wafers doped, RS values measured in
large windows on select die to determine uniformity
• For patterned wafers, trends and uniformity are considered, not
numerical RS values (4-point probe assumption that substrate is infinite
compared to probe spacing is invalid for patterned case)
• Process designed to:
• Ensure S/D areas are not too far from gate/channel
• Minimize thermal budget post-MLD (no processing > 700°C)
• Minimize possibility of junction spiking (nickel silicide)
MOSFETs with S/D doped via MLD were successfully designed,
fabricated, and characterized. The ability of MLD to dope areas patterned
with SiO2 was demonstrated. A new economic chamber design to complete
the MLD process was also designed and tested successfully. The devices
showed high series resistance, which may have been caused by oxidation of
the Ni before the NiSi process or by Al junction spiking. In future work, the
robustness of the contact process can be improved, as well as reducing
overetch of the S/D patterning to increase device yield.
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Project Objectives/Motivation
Goal: To create MOSFETs with MLD doped source/drain and
characterize the process and electrical characteristics.
• MLD dopes silicon by creating a self-assembled monolayer of a
dopant-containing compound followed by a rapid thermal anneal to
form ultra-shallow junctions with high surface concentrations.
• Previously, N+P diodes doped with MLD have been fabricated and
characterized, but patterned using mesa etch, not patterned SiO2.
• Advantages of MLD over conventional doping techniques such as
ion implantation or spin-on dopants include: conformal doping of
both planar and non-planar substrates, no crystalline damage to the
substrate, and use of less hazardous chemicals.
• MLD applications are not limited to IC industry, also attractive to
solar industry for use as selective emitter or passivated contact.
MLD Chamber Design
• Economic chamber designed using items purchased from
local home goods stores (cooking pot and glass bowls) and
items readily available in chemistry stockrooms.
• Apparatus must:
MLD FET Process Design
Conclusions/Future Work
• MLD Team: Megan Detwiler, 
Scott Humski, Lilian Neim
• Previous students: Astha Tapriya, 
Brian Novak, Casey Gonta
• Senior Design Advisors and 
Students
• All the SMFL Staff
1. J. Ho, R. Yerushalmi, Z. Jacobson, Z. Fan, R. Alley and A. Javey, 
"Controlled nanoscale doping of semiconductors via molecular 
monolayers", Nature Materials, vol. 7, no. 1, pp. 62-67, 2007.
2. Tapriya, Astha, "Ultra-Shallow Phosphorous Diffusion in Silicon 
using Molecular Monolayer Doping" (2017). Thesis. Rochester 
Institute of Technology. Accessed from: 
http://scholarworks.rit.edu/theses/9527.
3. K. Saraswat, "Silicides", web.stanford.edu. [Online]. Available: 
https://web.stanford.edu/class/ee311/NOTES/Silicides.pdf.
4. J. Veerbeek, L. Ye, W. Vijselaar, T. Kudernac, W. van der Wiel and J. 
Huskens, "Highly doped silicon nanowires by monolayer 
doping", Nanoscale, vol. 9, no. 8, pp. 2836-2844, 2017.
5. L.  Ye, S.  Pujari, H.  Zuilhof, T.  Kudernac, M.  de Jong, W.  van der 
Wiel and J.  Huskens, "Controlling the Dopant Dose in Silicon 
by Mixed-Monolayer Doping", ACS Applied Materials & 
Interfaces, vol. 7, no. 5, pp. 3231-3236, 2015.
6. Novak, Brian (2017) "Large Area Monolayer Doping 
Development," Journal of the Microelectronic Engineering 




• Field effect demonstrated; VT
ranges across devices sizes
between -0.5V and -1.5V,
indicating depletion mode
devices as expected, since no
VT adjustment was made.
• ID vs. VG curves shown at
right for two different lengths
and multiple widths; current
scales with width as expected.
• Measurement of resistors and
family of curves indicates high
series resistance, likely due to
issues with contacts.
• Due to an overetch of the SiO2
patterning the S/D areas, the
0.5, 1, and 2 μm devices were
shorted and not functional.
MLD Process
Measurement of Doping
• Etch p-Si sample in HF to create hydrogen-terminated surface
• Immerse sample in 1:25 V:V ratio of DVP:mesitylene at 120°C, 2 hrs
• Rinse sample using a sequence of solvents of decreasing polarity
• Deposit 50 nm of PECVD oxide as capping layer
• Anneal sample for 5 min at 1000°C 
• Etch capping layer with HF to remove
200 nm
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• λ-based design rules 
• λ = 10 μm
• Gate lengths set to 
0.5, 1, 2, 5, 10 μm
• Transistors with 
variable widths, 
inverter circuits, and 





• Evenly heat solution
• Internally condense solution
• Immerse 6” wafer in solution
• Allow argon flow in/out
4-point probe 
measurement 
of sheet 
resistance on 
6” patterned 
wafer.
 Phosphorus
 Carbon
 Oxygen
 Hydrogen
Vinyl group 
attaches to 
Si-H bond sites
